



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/524,238

02/10/2005

Toshihiro Miura

XA-10277

6297

181

7590

11/13/2006

MILES & STOCKBRIDGE PC
1751 PINNACLE DRIVE
SUITE 500
MCLEAN, VA 22102-3833

EXAMINER

NGUYEN, DILINH P

ART UNIT

PAPER NUMBER

2814

DATE MAILED: 11/13/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/524,238

Applicant(s)

MIURA ET AL.

Examiner

DiLinh Nguyen

Art Unit

2814

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. §.133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 10 February 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-16 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-16 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date <u>9/15/05</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Objections

Claims 6-7 recite the limitation "chip components" in line 1. There is insufficient antecedent basis for this limitation in the claims.

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1-2, 5, 8, 11 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Masashi et al. (JP. 2002-208668) in view of Ohmori et al. (U.S. Pat. 6166431).

- Regarding claims 1, 11 and 13, Masashi et al. disclose a semiconductor device comprising:

- a semiconductor chip 2; wherein the semiconductor chip 2 is connected to a mounting board by solder 5;

- a wiring board 4 over which said semiconductor chip is mounted;

- a plurality of bonding wires 8 for connecting surface electrodes of said semiconductor chip to terminals of said wiring board corresponding thereto; and

- a sealing section in which said semiconductor chip and said plurality of bonding wires are covered and sealed with resin, said sealing section being formed of an

Art Unit: 2814

insulating elastic resin, wherein said elastic resin has an elastic modulus of 200 MPa or less at a temperature of 150 degree C or higher (cover fig., paragraph 0027).

Masashi et al. do not disclose a height of said bonding wire from a main surface of said semiconductor chip (a bonding start point) to a top of said bonding wire is 0.2 mm or less.

However, Ohmori et al. disclose a semiconductor device comprising a height of a bonding wire 13 from a main surface of the semiconductor chip to a top of the bonding wire is 0.2 mm or less (cover fig., column 6, lines 24-26). Therefore, it would have been obvious to one having ordinary in the art at the time the invention was made to modify the device structure of Masashi et al. by having a height of said bonding wire from a main surface of said semiconductor chip to a top of said bonding wire is 0.2 mm or less as taught by Ohmori et al., such the 0.2 mm height of the wiring portion would provide a thin semiconductor device package (cover fig.).

- Regarding claim 2, Ohmori et al. disclose a height of said bonding wire 13 from the main surface of said semiconductor chip 11 to the top of said bonding wire is from 0.1 mm or more to 0.2 mm (cover fig., column 6, lines 24-26).
- Regarding claim 5, Masashi et al. disclose that the elastic resin is silicone resin (abstract).
- Regarding claim 8, Masashi et al. disclose that the elastic resin has an elastic modulus of 200 MPa or less (the elastic modulus of 5 to 10 MPa is in the range of 200 MPa or less) at a temperature of 150 degree C or higher (cover fig., paragraph 0027).

Art Unit: 2814

3. Claims 3-4, 9-10, 12 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Masashi et al. (JP. 2002-208668) in view of Ohmori et al. (U.S. Pat. 6166431) and further in view of Hiroshi (J.P. 2000021920).

- Regarding claims 3-4, 10, 12 and 14, Masashi et al. in view of Ohmori et al. substantially disclose all the limitations as claimed above except for a wire horizontal distance from a bonding start point to an end point of the bonding wire is 1.5 mm or less.

However, Hiroshi discloses a semiconductor device comprising: a wire horizontal distance from a bonding start point to an end point of a bonding wire 7 is about 0.7 mm (fig. 4, paragraph 0031). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to have a wire horizontal distance from a bonding start point to an end point of the bonding wire is about 0.7 mm as taught by Hiroshi into the device of Masashi et al. in order to improve the reliability of the chip to the wiring board (fig. 4).

- Regarding claim 9, Hiroshi discloses a recess 2 is formed in said wiring board 1 and said semiconductor chip 6 is disposed in said recess (cover fig.).

4. Claims 6-7 and 15-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Masashi et al. (JP. 2002-208668) in view of Ohmori et al. (U.S. Pat. 6166431) and further in view of Ono et al. (U.S. Pub. 2002-0110697).

Masashi et al. in view of Ohmori et al. substantially disclose all the limitations as claimed above and Masashi et al. further disclose chip components 3 having connection terminals formed on both ends thereof are connected to the wiring board 1 by solder 5 (cover fig., abstract) and the semiconductor chip 2 is connected to the mounting board

Art Unit: 2814

by solder 5 (cover fig., abstract). Masashi et al. and Ohmori et al. do not disclose the solder is mainly comprised of tin (Sn) and antimony (Sb) or the solder is mainly comprised of tin (Sn), silver (Ag) and copper (Cu), and the solder does not contain lead (Pb).

However, Ono et al. disclose a semiconductor package comprising: a solder is mainly comprised of tin (Sn) and antimony (Sb) or the solder includes Sn-Ag-Cu, and the solder does not contain lead (Pb) (paragraph 0017). Therefore, it would have been obvious to one having ordinary in the art at the time the invention was made to form the solder is mainly comprised of tin (Sn) and antimony (Sb), and the solder does not contain lead (Pb) as taught by Ono et al. into the device structure of Masashi et al. in order to eliminate the pollution against the natural environment and the human bodies (paragraph 0017).

Conclusion


Any inquiry concerning this communication or earlier communications from the examiner should be directed to DiLinh Nguyen whose telephone number is (571) 272-1712. The examiner can normally be reached on 8:00AM - 6:00PM (M-F).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2814

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

DLN



HOAI PHAM
PRIMARY EXAMINER